Difference between revisions of "Schematic:CPU, Memory, and Main Memory Decoder"
From Motorola 68000 Homebrew Computer Project
(Created page with "Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt diff...") |
|||
| Line 2: | Line 2: | ||
[[Image:memdec.png|800px]] | [[Image:memdec.png|800px]] | ||
| + | |||
| + | <imagemap> | ||
| + | Image:memdec.png|800px|alt=CPU, Memory, and Main Memory Decoder Circuit|Image map example. Clicking on a person in the picture causes the browser to load the appropriate article. | ||
| + | |||
| + | rect 1 1 30 30 Blah [[w:Pasquale Paoli|Pasqual Paoli - Corsican patriot]] | ||
| + | </imagemap> | ||
Revision as of 22:30, 11 March 2011
Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt different MDCE pins (MDCE2-MDCE7).
