Personal tools

Schematic:CPU, Memory, and Main Memory Decoder

From Motorola 68000 Homebrew Computer Project

Revision as of 06:01, 11 March 2011 by Admin (talk | contribs) (Created page with "Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt diff...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt different MDCE pins (MDCE2-MDCE7).

Memdec.png

Retrieved from "https://m68k.driftsolutions.dev/index.php?title=Schematic:CPU,_Memory,_and_Main_Memory_Decoder&oldid=61"