Difference between revisions of "Hardware:Schematic Busses"
From Motorola 68000 Homebrew Computer Project
| Line 2: | Line 2: | ||
{| border="1" | {| border="1" | ||
| − | !colspan="2"|Busses | + | !colspan="2"|System Busses |
|- | |- | ||
!Name||Description | !Name||Description | ||
Revision as of 15:04, 9 March 2011
In the schemtics, you will see several busses. They are described here:
| System Busses | |
|---|---|
| Name | Description |
| ADDR | Address Bus (Numbered as per CPU A1-A23) |
| DATA | Data Bus (D0-D15) |
| MDCE | Main Decoder Chip Enable/Select (MDCE0-MDCE7). These are the outputs from the main 74LS138 (See Memory Map) |
