Difference between revisions of "Schematic:CPU, Memory, and Main Memory Decoder"
From Motorola 68000 Homebrew Computer Project
| Line 1: | Line 1: | ||
Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt different MDCE pins (MDCE2-MDCE7). | Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt different MDCE pins (MDCE2-MDCE7). | ||
| − | |||
| − | |||
<imagemap> | <imagemap> | ||
Revision as of 22:26, 11 March 2011
Here is my WIP memory decoder showing flash ICs and one SRAM. There will be a total of 6 SRAMS for a total of 12MB RAM. SRAM0-SRAM5 will be wired exactly the same way execpt different MDCE pins (MDCE2-MDCE7).
